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Backside illuminated CCD imagers with 
100 X 160 resolution elements have been fabricated 
using double -level metal technology. 
of the optical performance of such ar rays  has been 
performed between 24" C and -40" C using data rates 
from 10 kHz to 1 MHa. 
being fabricated. 
Detailed study 
A 400 X 400 a r ray  is presently 
I, INTRODUCTION 
Large -area charge-coupled device (CCD) imagers can be fabricated with 
any of several existing technologies (Refs. 1, 2, 3). Since a completely sealed 
electrode structure is very desirable to optimize device electrical performance, 
many arrays use polysilicon electrodes which are sufficiently transparent to 
allow optical radiation to enter the active region of the CCD. Electrode absorp- 
tion and interference effects related to the device structure itself can result in  a 
degradation of the optical performance, particularly at short wavelengths. Illumi- 
nation of the CCD from the backside (Ref. 4) eliminates this problem but requires 
that the silicon chip be thinned to about 10 p m  for optimum performance. 
paper will discuss the characteristics of backside illuminated, three-phase 
(3  +) (Ref. 5), buried-channel imagers fabricated using the double-level anod- 
ized aluminum technique (Ref.  6). 
charge transfer efficiency (CTE) and optimum optical responsivity is obtained. 
The electrical and optical performance of arrays with 160 X 100 resolution ele- 
ments will be presented to confirm that this technology can be successfully 
This 
A completely sealed structure with high 
~ 
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applied to fabricate high-performance CCD imagers. The unique aspects of the 
double -level, backside illuminated structure will be discussed with emphasis on 
a 400 X 400 array presently being fabricated. 
JI. DESIGN AND FABRICATION 
The 160 X 100 imager is an n-channel device designed to have a resolution 
element size of 0. 9 x 0. 9 mil2. 
which allows the input of electrical signals to the parallel section. 
level aluminum metallization separated By approximately 2500- i  Ak203 forms 
the transfer electrode structure. Three-phase clocking is used so that in  both 
the parallel and serial sections of the array a given phase occurs alternately on 
first-level and second-level metal  electrode (Ref. 5). The signal charge pack- 
e ts  a r e  transferred to the (43) output serial register electrodes through a 
composite gate region of width 0. 3 mil. 
electrodes i s  nominally 0. 05 mil to achieve a 0. 9 X 0. 9 pixel. This require- 
ment places extremely tight tolerances on photomask perfection, particularly 
for 400 X 400 size arrays.  
The organization is serial-parallel-serial, 
A double- 
Overlap of first- and second-level 
An output amplifier is provided for both upper and lower serial  registers 
This can increase array to allow forward o r  reverse operation of the imager. 
yield in the event of a malfunction of one amplifier. 
hold design takes the precharge output from a source follower through a sam- 
pling MOSFET and to a second source follower, giving an amplifier bandwidth 
greater than 10 MHz. 
related clamping circuit is provided at the upper serial  output to investigate 
on-chip low-noise video processing. This amplifier has a bandwidth of about 
1 MHz. Bond 
pads a re  extended some 50 mils from the active a rea  so they remain over the 
thick silicon after a region slightly bigger than the array itself (90 X 144 mil2) 
has been thinned. 
individual chips had been mounted on ceramic 40-pin headers o r  by etching a 
whole slice using an etch mask around each individual array. 
the slice was then scribed into individual chips and each subsequently mounted 
on headers. Either technique can provide uniformly thin membranes of thick- 
ness 10-12 pm. The surface of the membrane is highly reflective, although a 
light surface haze is sometimes found after removal from the etch. 
A balanced sample-and- 
On-chip load MOSFETs a re  used in this design. A cor- 
A micrograph of the 325 X 325 mil2 chip is shown i n  Figure 1. 
Thinning was performed by chemical etching either after the 
In this latter case, 
Membrane 
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stability is such that repeated temperature cycles from 24" C to -40" C do not 
fracture the CCD. Distortion of the membrane is observed in some cases at 
-40" but can be minimized by avoiding temperature gradients. 
The imagers were operated in the full frame mode, and the readout 
sequence occurred while light was incident on the device. 
in the displayed image, the ratio of integration timq to readout time should be 
>3:1, and a 5-second exposure at an output rate of 10 kHz (1.6-second readout) 
was used at -40". A shuttered mode of operation is simulated by illuminating 
with a short light pulse during the integrate period only, and the imagery of a 
160 X. 100 operating in this mode at 24" C is shown in Figure 2. 
To reduce streaking 
N 
High charge transfer efficiency is achieved by using a phosphorus implan- 
tation to achieve a 0. 5-1.0 pm deep buried channel in nominally 10 n-cm p-type 
silicon. 
of 20, 9999 (measured in the ser ia l  register)  with no electrically introduced fat 
zero. 
wave amplitude response (SWAR) data discussed below. 
Typical buried-channel a r rays  operate at 6-8 volt clocks with a CTE 
Equally good CTE in the parallel section is inferred from the square- 
It does not appear that 
the transfer gate region to the output ser ia l  register is affecting a r ray  
performance 
III. IMAGER CHARACTERISTICS 
The successful incorporation of the CCD imager into a spacecraft system 
will require that a given ar ray  meet many performance specifications. 
CTE and spectral responsivity must be combined with a low blemish count and 
dark current. 
able. 
exposure times and a 10-kHz data rate at -40°C. 
expected to decrease with the temperature T at T3'2 exp (-Eg/2kT) o r  a factor 
of 895 between 24" C and -40" 6. 
fore be possible at -40" C without appreciable filling of the potential wells. 
High 
Uniformity of both responsivity and dark current a r e  very desir-  
The a r rays  discussed in this paper a r e  intended for operation at long 
Array dark current is 
Storage times of 5200 seconds should there- 
Performance parameters of two buried-channel 160 X 100 ar rays  a re  indi- 
cated in Table 1. 
trol  over substrate resistivity and implant dose to achieve the desired buried 
channel. Any metallization defects, particularly in  the serial  output registers, 
will also degrade CTE from the optimum for the buried channel. Using a volt- 
age contrast mode with a scanning electron microscope allows correlation of 
The consistent achievement of high CTE requires tight con- 
127 
such defects with a r ray  CTE and allows processing optirnisation. 
not appear to be any significant effect of temperature (25" C to -40" C) o r  f re -  
quency (10 kHs to 1 MHz) on the measured transfer efficiency. 
There does 
The dark current ID of the buried-channel arrays is in the range 10-20 
nA/cm2 at room temperature as measured by a picoammeter in the precharge 
l ine of the output amplifier. 
reliable at 25" C, it fails completely at lower temperatures, where ID becomes 
lower than the CCD leakage currents. 
are taken using an integration technique that allows the dark current to build up 
over a long period (-200 seconds at -40" C) to give a significant well population 
which results in an easily measured video voltage output. The CCD/amplifier 
is calibrated using a (large) current injected at the input diode in a separate 
measurement. This technique gives a decrease of lOOOX between 24°C and 
-40" C in satisfactory agreement with that predicted above. In contrast, the 
precharge technique gives a decrease of 80-100, which merely reflects the 
degree of spurious dc leakage current from the CCD and ceramic package. 
While this method of measurement is generally 
Our measurements (Table 1) at -40" C 
One advantage of the backside illuminated mode is high responsivity and 
smooth spectral responsivity (Figure 3). 
versus incident power has a slope (Y) of 1 '*O. 1 under all operating conditions. 
The wideband responsivity to 2854-K radiation with no AR coating is 90 mA/watt 
with a 70% quantum efficiency at 4000 A. 
appears to decrease the responsivity at all wavelengths below about 6000 
about 30% as measured on a device with peak QE of 4070 at 8000 A. This effect 
may be related to a change in surface recombination velocity and suggests that 
a passivation layer o r  antireflection coating be applied to the thin membrane 
surface. 
time, the ratio of signal to dark current (-40" 6) implied by the data is 18.6 for 
2854" radiation. 
The log-log plot of signal current 
Decreasing temperature to -40" 
by 
For a 100-pJ/m2 exposure at the a r ray  during a 5-second exposure 
The squarewave amplitude response of the imager taken with a high- 
contrast bar chart is shown in Figure 4 out to the Nyquist frequency fN = 21.9 
line pairs/mm. 
detailed comparisons at 10 kHz (where data is less  accurate) and 24" and -40" 
show no consistent .change in the SWAR. 
distortion of the thin CCD membrane at -40" C is not sufficient to affect device 
resolution. 
The results in Figure 4 were taken at 1 MHs and -40" C, since 
This result would indicate that any 
High ar ray  CTE is reflected by measuring a constant SWAR across  
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the a r ray  (Figure 4), and only a very small SWAR loss can be attributed to CTE 
degradation. At fN, the SWAR is 40% and 30% for bars  parallel and perpendicu- 
lar respectively to the ser ia l  register, 
is due to a bandwidth limitation in the external electronics in the 1-MHz data and 
is not a CCD effect. Without this limitation (device It), the SWAR for parallel 
bars  is found to be 0.04 below the perpendicular value. 
The lower value for perpendicular bars  
An estimate of the SWAR for device I can be made as follows: Using a 
substrate resistivity of 5 Q-cm, and a. buried-channel dose of 1.5 X 10l2 cm"2 
and drive-in of 2dDt = 0.6 pm, where D = diffusion coefficient for implanted 
phosphorus and t = drive time, one can calculate the depletion layer width to be 
3.2 pm from the SiOz-Si interface for &volt clocks. 
thinned to 10 pm, this results in  a neutral bulk layer thickness of 6.8 pm. 
first substituting these values into the Crowell-Labuda formula (Ref. 7) for dif- 
fusion MTF, which has been shown by Seib (Ref. 8 )  to be an adequate approxi- 
mation to the CCD case in essentially all instances; next, multiplying by the 
pixel collection aperture MTF (sinIrfd/nfd, d = pixel pitch = 0.0229 mm) and the 
lens MTF; and finally, Substituting this total MTF function, Ro(f), into the for- 
mula for SWAR, 
If the substrate has been 
By 
SWAR(f) = 4 e R [(Zm 4 l ) f ]  
TT 2 m t 1  o 
m =O 
one finds the SWAR at the Nyquist limit (fN = 21. 9 lp /mm) to be 0.53 for illumi- 
nation having a 0.8-pm wavelength, the wavelength of peak sensor response. 
This is somewhat above the experimental value of 0.40 but possibly results from 
the monochromatic assumption in the model. 
Isolated light blemishes in the a r rays  have been reduced to a low level by 
bulk gettering and annealing processes (Figure 2). Bulk lifetimes after process- 
ing are -50 psec, and interface states at the Si-Si02 boundary a re  71010/cm2-eV. 
However, the uniformity of response to 2854-K illumination has been found to 
depend on the thinning process itself. 
of higher (or lower) sensitivity, which in some cases correlate with a l ight 'sur- 
face haze remaining after the chemical thinning. The uniformity of the imager 
response (and also of dark current)  is determined by sampling each pixel video 
Nonuniform thinning can result in bands 
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with a multichannel analyzer, and is defined as the standard deviation divided by 
the mean. 
full well for a 2854-K source measured at 10 kHz and -40" C. 
both for 2854-K and 4000-A radiation at 24" C have been measured in a device at 
the 207'0 saturation level (Table 1). Uniformity of dark current is 0.96 at -40" C 
and 10 kHz. Device 11 is more uniform at 24" C but degrades at low temperature. 
It should be noted however that the a r ray  dark uniformity is affected by an  appar- 
ent heating effect in the membrane from the on-chip load MOSFETs. 
This parameter is equal to 0.19 at 570 of full well and 0. 14 at 507'0 of 
Uniformity of 0.08 
0 
Preliminary measurements of dynamic noise of isolated pixels using the 
balanced sample -and-hold amplifier indicated about 400 electrons of noise at 
1 MHz and -40" C, which is considerably higher than expected from a buried- 
channel device. More recent results (Ref. 9) using improved measurement 
technique indicate a noise as low as 67 electrons at 24" C and 1 MHz. However, 
even with a noise level of 400 electrons, the dynamic range of the imager is 
3500:l (full well 1.6 X 10 6 electrons with 7-volt clocks). 
IV. DISCUSSION AND CONCLUSIONS 
The performance of the 160 X 100 ar rays  appears sufficiently promising to 
allow fabrication of a larger 3 +, double-level imager of similar basic design. 
Fabrication of this a r ray  is in progress, and several problems peculiar to this 
0.5 X 0.5 chip have become apparent. Photomask perfection is extremely diffi- 
cult to maintain over such large areas, and a single defect in a metal level mask 
can cause a fatal intralevel metal  short in the array. This problem can be mini- 
mized in  slice processing but at the expense of additional steps. 
of gate oxide is important, since a 400 X 400 will have 101, 000 mi12 of thin 
oxide. 
using dry-wet-dry o r  HCP doped oxides. 
recognized, but pinholes do exist and will give rise to interlevel shorts. 
effect is minimized by the 0.05-mil overlap, but care  must be exercised to 
maintain some overlap in order to allow buried-channel operation. 
loss mechanisms are all expected to be of prime importance for the 400 X 400. 
The performance of such an a r r ay  is expected to be comparable to that of the 
160 X 100. 
may require further development, and some form of support for the membrane 
may be necessary to maintain planarity. 
The integrity 
Defect (pinhole) levels of <O. 5 cm2 have been observed on test slices 
The integrity of anodic A1203 is well 
This 
These yield 
Uniformity of thinning and membrane planarity for areas near 1 cm2 
The uniformity of response and of dark 
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current may also depend on silicon slice perfection and the effectiveness of bulk 
gettering over extended areas. 
In conclusion, the results presented have shown that the double-level ano- 
dized aluminum technique can be used to  fabricate high-performance 3 
imagers which operate at reduced temperatures and IO-kHz data rates. 
CCD 
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Figure 1. Photomicrograph of 160 Y, 100 CCD imager (Active area is 144 x 90 
mi12 and total chip is 322 x 325 mil2. ) 
I 3 3  
160 x 100 BURIED CHANNEL IMAGER 
DATA RATE 1 MHz 
TEMPERATURE 22'C 
ILLUMINATION STROBED 
Figure 2. Imagery at 24°C with buried-channel array 
using a strobed source to simulate shuttered operation 
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Figure 3. Spectral responsivity of 160 Y 100 array (At -40", there is an 
apparent decrease in responsivity below about 6000 %, by about 300/0.) 
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Squarewave amplitude response using a high-contrast bar chart 
(Essentially no change across the array is observed. The cor- 
rected value at the Nyquist frequency indicates the theoretical 
model for SWAR discussed in the text for device I. ) 
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